

Online Internship on Open-Source Processor Architecture (IBM OpenPOWER) and SoC Design

Assignment No. 03: Combinational Logic Design

| Instructions to Students

Please upload the complete compiled code, simulation screenshots, and documentation compiled as a single PDF file.

| Assignment Questions

- Q1. Design and Simulate 4-bit BCD to Excess-3 code converter using Verilog HDL and verify its operation through simulation.**
- Q2. Design and simulate a Verilog module that converts a 4-bit BCD input into the corresponding seven segment display outputs.**